000			03650nam a22004815i 4500
001			978-0-387-28965-6
003			DE-He213
005			20250710083943.0
007			cr nn 008mamaa
008			100301s2006 xxu| s |||| 0|eng d
020			_a9780387289656 _a99780387289656
024	7		_a10.1007/0-387-28965-8 _2doi
082	0	4	_a621.3815 _223
100	1		_aHamblen, James O. _eauthor.
245	1	0	_aRapid Prototyping of Digital Systems _h[recurso electrónico] / _cby James O. Hamblen, Tyson S. Hall, Michael D. Furman.
250			_aQUARTUS® II EDITION.
264		1	_aBoston, MA : _bSpringer US, _c2006.
300			_aXVI, 371 p. With CD-ROM. _bonline resource.
336			_atext _btxt _2rdacontent
337			_acomputer _bc _2rdamedia
338			_arecurso en línea _bcr _2rdacarrier
347			_atext file _bPDF _2rda
505	0		_aTutorial I: The 15-Minute Design -- The Altera UP 3 Board -- Programmable Logic Technology -- Tutorial II: Sequential Design and Hierarchy -- UP3core Library Functions -- Using VHDL for Synthesis of Digital Hardware -- Using Verilog for Synthesis of Digital Hardware -- State Machine Design: The Electric Train Controller -- A Simple Computer Design: The µP 3 -- VGA Video Display Generation -- Interfacing to the PS/2 Keyboard and Mouse -- Legacy Digital I/O Interfacing Standards -- UP 3 Robotics Projects -- A RISC Design: Synthesis of the MIPS Processor Core -- Introducing System-on-a-Programmable-Chip -- Tutorial III: Nios II Processor Software Development -- Tutorial IV: Nios II Processor Hardware Design.
520			_aRapid Prototyping of Digital Systems: Quartus II Edition provides an exciting and challenging laboratory component for undergraduate digital logic and computer design courses using FPGAs and CAD tools for simulation and hardware implementation. The more advanced topics and exercises also make this text useful for upper level courses in digital logic, programmable logic, and embedded systems. This new version of the widely used Rapid Prototyping of Digital Systems, Second Edition, now uses Altera's new Quartus II CAD tool and includes laboratory projects for Altera's UP 2 and the new UP 3 FPGA board. Rapid Prototyping of Digital Systems: Quartus II Edition includes four tutorials on the Altera Quartus II and NIOS II tool environment, an overview of programmable logic, and IP cores with several easy-to-use input and output functions. These features were developed to help students get started quickly. Early design examples use schematic capture and IP cores developed for the Altera UP FPGA boards. VHDL is used for more complex designs after a short introduction to VHDL-based synthesis. New to this edition is an overview of System-on-a-Programmable Chip (SOPC) technology and SOPC design examples for the UP3 using Altera's new NIOS II Processor hardware and C software development tools.
650		0	_aENGINEERING.
650		0	_aCOMPUTER AIDED DESIGN.
650		0	_aENGINEERING DESIGN.
650		0	_aSYSTEMS ENGINEERING.
650	1	4	_aENGINEERING.
650	2	4	_aCIRCUITS AND SYSTEMS.
650	2	4	_aCOMPUTER-AIDED ENGINEERING (CAD, CAE) AND DESIGN.
650	2	4	_aENGINEERING DESIGN.
650	2	4	_aELECTRONIC AND COMPUTER ENGINEERING.
700	1		_aHall, Tyson S. _eauthor.
700	1		_aFurman, Michael D. _eauthor.
710	2		_aSpringerLink (Online service)
773	0		_tSpringer eBooks
776	0	8	_iPrinted edition: _z9780387277288
856	4	0	_uhttp://dx.doi.org/10.1007/0-387-28965-8 _zVer el texto completo en las instalaciones del CICY
912			_aZDB-2-ENG
942			_2ddc _cER
999			_c56898 _d56898