000 04278nam a22004815i 4500
001 978-0-387-89558-1
003 DE-He213
005 20251006084430.0
007 cr nn 008mamaa
008 100301s2009 xxu| s |||| 0|eng d
020 _a9780387895581
020 _a99780387895581
024 7 _a10.1007/978-0-387-89558-1
_2doi
100 1 _aHasler, Paul.
_eeditor.
245 1 0 _aVLSI-SoC: Advanced Topics on Systems on a Chip
_h[electronic resource] :
_bA Selection of Extended Versions of the Best Papers of the Fourteenth International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC2007), October 15-17, 2007, Atlanta, USA /
_cedited by Paul Hasler, Vincent Mooney, Ricardo Reis.
264 1 _aBoston, MA :
_bSpringer US,
_c2009.
300 _bonline resource.
336 _atext
_btxt
_2rdacontent
337 _acomputer
_bc
_2rdamedia
338 _aonline resource
_bcr
_2rdacarrier
347 _atext file
_bPDF
_2rda
490 1 _aIFIP International Federation for Information Processing,
_x1571-5736 ;
_v291
505 0 _aStatistical Analysis of Normality of Systematic and Random Variability of Flip-Flop Race Immunity in 130nm and 90nm CMOS Technologies. -- Use of Gray Decoding for Implementation of Symmetric Functions -- A Programmable Multi-Dimensional Analog Radial-Basis- Function-Based Classifier -- Compression-based SoC Test Infrastructures -- Parametric Structure-Preserving Model Order Reduction -- ReCPU: a Parallel and Pipelined Architecture for Regular Expression Matching -- QoS in Networks-on-Chip - Beyond Priority and Circuit Switching Techniques -- Accurate Performance Estimation using Circuit Matrix Models in Analog Circuit Synthesis -- Statistical and Numerical Approach for a Computer efficient circuit yield analysis -- SWORD: A SAT like Prover Using Word Level Information -- A new analytical approach of the impact of jitter on continuous time delta sigma converters. -- An adaptive genetic algorithm for dynamically reconfigurable modules allocation -- The Hazard-Free Superscalar Pipeline Fast Fourier Transform Architecture and Algorithm -- System and Procesor Design Effort Estimation -- Reconfigurable Acceleration with Binary Compatibility for General Purpose Processors -- First Order, Quasi-Static, SOI Charge Conserving Power Dissipation Model.
520 _aInternational Federation for Information Processing The IFIP series publishes state-of-the-art results in the sciences and technologies of information and communication. The scope of the series includes: foundations of computer science; software theory and practice; education; computer applications in technology; communication systems; systems modeling and optimization; information systems; computers and society; computer systems technology; security and protection in information processing systems; artificial intelligence; and human-computer interaction. Proceedings and post-proceedings of refereed international conferences in computer science and interdisciplinary fields are featured. These results often precede journal publication and represent the most current research. The principal aim of the IFIP series is to encourage education and the dissemination and exchange of information about all aspects of computing. For more information about the 300 other books in the IFIP series, please visit www.springer.com. For more information about IFIP, please visit www.ifip.org.
650 0 _aCOMPUTER SCIENCE.
650 0 _aMICROPROGRAMMING.
650 0 _aSOFTWARE ENGINEERING.
650 0 _aCODING THEORY.
650 1 4 _aCOMPUTER SCIENCE.
650 2 4 _aCODING AND INFORMATION THEORY.
650 2 4 _aSOFTWARE ENGINEERING/PROGRAMMING AND OPERATING SYSTEMS.
650 2 4 _aCONTROL STRUCTURES AND MICROPROGRAMMING.
700 1 _aMooney, Vincent.
_eeditor.
700 1 _aReis, Ricardo.
_eeditor.
710 2 _aSpringerLink (Online service)
773 0 _tSpringer eBooks
776 0 8 _iPrinted edition:
_z9780387895574
830 0 _aIFIP International Federation for Information Processing,
_x1571-5736 ;
_v291
856 4 0 _uhttp://dx.doi.org/10.1007/978-0-387-89558-1
_zVer el texto completo en las instalaciones del CICY
912 _aZDB-2-SCS
942 _2ddc
_cER
999 _c59464
_d59464